# IMPLEMENTATION OF HARDWAREAPPROACH TO OFDM – MDC PIPELINE FFT PROCESSOR

A project report submitted in the partial fulfillment of the requirements for the award of degree of

### BACHELOR OF TECHNOLOGY

#### IN

## **ELECTRONICS & COMMUNICATION ENGINEERING**

### Submitted by

S.UMA

Regd.No.21815A0419

**R.DHUSYANTH** 

Regd.No.20811A0460

S.RAJESH

Regd.No.20811A0464

V.POOJITHA

Regd.No.20811A0474

Under the esteemed guidance of

T. PATTALA NAIDU M.Tech., (Ph.D)

#### ASSISTANT PROFESSOR



## DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

## **AVANTHI INSTITUTE OF ENGINEERING & TECHNOLOGY**

(Accredited By NAAC A+, Approved by AICTE and Permanently Affiliated to JNTU GV AP)

TAMARAM (V), MAKAVARAPALEM (M), ANAKAPALLE – 531113

2020-2024

## AVANTHI INSTITUTE OF ENGINEERING & TECHNOLOGY

(Accredited By NAAC A+, Approved by AICTE and Permanently Affiliated to JNTUG VIJAYANAGARAM, AP) TAMARAM (V), MAKAVARAPALEM (M), ANAKAPALLE DISTRICT-531113

## DEPARTMENT OF **ELECTRONICS AND COMMUNICATION ENGINEERING**



### **CERTIFICATE**

"IMPLEMENTATION entitled work project that the certify This HARDWAREAPPROACH TO OFDM - MDC PIPELINE FFT PROCESSOR" is being submitted for the partial fulfillment of requirements for the award of Bachelor of Technology of in Electronics & Communication Engineering is a bona-fide work done by S.UMA(21815A0419), R.DHUSYANTH(20811A0460), S.RAJESH (20811A0464), V.POOJITHA (20811A0474) under guidance during year 2023-2024 and it has been found suitable for acceptance according to the requirements of the University.

TP Naidy

Mr. T. PATTALA NAIDU M.Tech.,(Ph.D)

**Assistant Professor** 

HEAD OF THE DEPARTMENT DEPARTMENT OF ECE

Dr. E. GOVINDA M.Tech., Ph.D.

**Professor** 

EXTERNAL EXAMINER

## ABSTRACT

The FFT/IFFT processor is widely used in various areas such as 4G telecommunications, speech and image processing, medical electronics and seismic processing, etc. In this paper an efficient implementation of FFT/IFFT processor for Multiple input Multiple output- orthogonal frequency division multiplexing (MIMO-OFDM) systems with variable length is presented. This paper opts memory scheduling and Multipath Delay Commutator (MDC) as the hardware architecture. Radix-Ns butterflies are used at each stage, where Ns denote the number of data streams, so that there is only one butterfly is used in each stage. For area and time optimization and to reduce power consumption, the Read Only Memories (ROM'S) which is used to store twiddle factor is replaced by complex multiplier. The design reduces the use of logic elements & 100% utilization rate is achieved. The result shows the advantages of the proposed scheme in terms of area and power consumption.

Keywords: Fast Fourier transform (FFT), Memory scheduling, Complex multiplier, Multiple Input Multiple Output(MIMO), OFDM.

Fig. 4. 13 Propose of CPO to providing and popping also the ring 4. 4 Standard, recess manual or the proposed from men selected in greater monthly access performs write after a 1.5 Ultrategies of the proposed input scheduling.

Fig. 4. 15 Twindle figures the proposed input scheduling.

Fig. 4. 15 Twindle figures the proposed input scheduling.

Fig. 4. 15 Twindle figures the proposed indicate burnerby.

Fig. 4. 15 To be entitle of the proposed red is the burnerby.

Fig. 4. 12 To be entitle of the proposed indicate burnerby.